F-11

digital

PROGRAMMED DATA PROCESSOR

Solid-state logic circuits

100,000 additions per second

Fully parallel processing

Multiple step deferred addressing

Expandable random access core memory

Flexible input-output

Automatic interrupt

Connections for high-speed data channels

Operates on standard 110 volt power

The **DEC Programmed Data Processor** is a compact, solid-state, general purpose digital computer offering a combination of speed, flexibility and programming power unmatched by any other commercially available computer in its class. It is easy to install, operate and maintain, since it runs on ordinary 110-volt current, features simplified controls, and has built-in marginal checking to facilitate preventive maintenance . . . **Speed:** PDP has five-megacycle, solid-state logic circuits based on Digital's popular line of high reliability circuit modules, a random access magnetic core memory with a cycle time of five microseconds, and 18-bit fully parallel processing. These design features give PDP a computation rate of 100,000 additions per second, including two calls on memory . . . **Flexibility:** PDP is engineered to accommodate a wide variety of input-output equipment without internal machine changes. Standard equipment includes a typewriter for on-line input and output operations, a paper tape reader, and a paper tape punch. Optional equipment includes 16-channel sequence break, 16-inch cathode ray tube display, light pen, card punch control, card reader control, tape unit, and tape control units. In the standard machine, multiply and divide are performed by subroutines augmented by the special instructions "Multiply Step" and "Divide Step." Fully automatic multiply and divide are available as an option . . . **Programming:** PDP is a single address, single instruction, stored program machine operating on 18-bit 1's complement binary numbers. Other equipment of the customer's own design may be connected to the computer either through the In-Out Register or an external high-speed data channel. Numerous connections for inputs, outputs, data channel interrupts, and similar devices are provided. Programming features include multiple-step indirect addressing, 12 variations of arithmetic and logical shifting, 10 conditional instructions, and capability for Boolean operation . . . **Physical Features:** The Central Processor is housed in three equipment frames. All controls and standard input-output equipment are conveniently located on a console-desk. No special wiring, subflooring or air conditioning is required.





Programmed Data Processor with Visual Cathode Ray Tube Display Type 30, Light Pen Type 32 and, in a fourth equipment frame, Sequence

CENTRAL PROCESSOR OPTIO

Multiply/Divide Type 10 The order "Multiply Y" forms the double length product of the contents of the In-Out Register and the contents of Memory Register Y. The instruction "Divide Y" forms the quotient of the double length dividend stored in the Accumulator and In-Out Register and the divisor contained in Register Y. Divide normally skips the following instruction. If an overflow occurs, the skip does not occur. Multiplication requires 25 microseconds, and divide takes 40 microseconds.

Memory Module Type 1 bank is added, the sele mented for further mem

Memory Module [redacted]pe 1 installed merely by plug

Memory Module Type 1 is also installed merely



reak Type 20

IS

When this second 4096 word memory
t memory bank instructions are imple-
ry expansion.

Th hird 4096 word memory bank is
ing in the new memory units.

This fourth 4096 word memory bank
by plugging in the new memory units.

INPUT-OUTPUT OPTIONS

Sequence Break Type 20 This automatic interrupt feature allows concurrent operation of several in-out devices and the main sequence. The system has 16 automatic interrupt channels arranged in a priority chain. An interrupt or break can be initiated by an in-out device at any time. When a break occurs, the states of the arithmetic and control elements are automatically stored in memory, and program control is transferred to a routine which deals with the device causing the interrupt.

Visual CRT Display Type 30 This is a 16 inch cathode ray tube display mounted on a separate table. The "Display" command will plot one point on the tube at the position indicated by the Accumulator and the In-Out Register. Plotting a point requires approximately 50 microseconds.

Precision CRT Display Type 31 The operation of this 5 inch cathode ray tube display is similar to that of the Type 30. It comes equipped with mounting bezel to accept a camera or a photomultiplier device.

Light Pen Type 32 This accessory allows information to be "written" on the cathode ray tube. The pen detects displayed information, and the pen output sets a program flip-flop in the machine each time a pulse of light strikes the pen.

Card Punch Control Type 40-523 This control operates a standard card punching machine. It contains an 80 bit buffer which is loaded from the In-Out Register, using the "In-Out Transfer" command, for each card row punched.

Card Reader Control Type 41-523 This control is for use with standard card reading equipment. It allows the read brush outputs to be directed to the In-Out Register.

Tape Unit Type 50 This is a tape unit with control to read and write IBM 727 and 729 I format tape. Two hundred 7 bit characters of information are stored on each line of tape, and the tape is read or written at the rate of 75 inches per second.

Tape Control Unit Type 51 This control transfers information between the computer and the tape one character at a time. All transfer operations, including error checking and assembly of characters into computer words, are performed by routines. The Type 51 allows a choice of tape format, including the IBM Type 729 Mod I.

Tape Control Unit Type 52 This high speed tape control automatically transfers information between the computer memory and the tape in blocks of characters. It allows computation to continue while the transfer is in process. The Type 52 does automatic error detecting while reading and writing. This includes parity and bit-for-bit checks with the main memory. For rapid tape searching, a preselected number of blocks may be skipped. Tape format is IBM.

PROGRAMMING PDP

PDP is an 18-bit parallel machine employing binary arithmetic. Floating point operations and number base conversion are done conveniently by subroutines supplied with the machine.

PDP is a single address machine. The instruction format includes 5 bits for instruction code, 1 bit for indirect addressing and 12 bits for memory address. Operating times of PDP instructions are in multiples of the five-microsecond memory cycle. Shift, rotate, skip, and operate take 5 microseconds. Add, subtract, deposit, and load are two-cycle instructions completed in 10 microseconds. Multiplication by subroutine takes 325 microseconds on the average, and division requires about 440. Optional high speed multiply and divide take 25 and 40 microseconds respectively.

A memory reference instruction which is to use an indirect address will have a ONE in Bit 5 of the instruction word. The original address of the instruction is then used to locate a memory register which contains the address to be used in carrying out the instruction. If this register also has a ONE in Bit 5, the indirect addressing procedure is repeated and a third address is located. There is no limit to the number of times this process can be repeated.

DECAL is the PDP Compiler, Assembler and Linking Loader Program, incorporating in one system all the essential features of advanced assemblers, compilers and loaders. DECAL assembles and compiles in a single pass, combining the one-to-one translation facilities of an assembler and the one-to-many translation facilities of a formula translation compiler. The linking loader allows the program location to be specified at load time. Other programs handle typewriter control, number conversions, arithmetic subroutines, and oscilloscope character display.



PDP INSTRUCTIONS

BASIC INSTRUCTIONS

All memory reference instructions (except cal and jda) may use an indirect address. The address parts of iot, opr, shift, and skp are used to specify variations of the instruction.

Instruction	Code	Explanation	Oper. Time (usec.)
add Y	40	Add C(Y) to C(AC)	10
and Y	02	Logical AND of C(Y) with C(AC)	10
cal	16	Equals jda 100	10
dac Y	24	Deposit C(AC) in Y	10
dap Y	26	Deposit contents of address part of AC in Y	10
dio Y	32	Deposit C(IO) in Y	10
dip Y	30	Deposit instruction part of AC in Y	10
dis Y	56	Divide step	10
dzm Y	34	Make C(Y) zero	10
idx Y	44	Index (add one to)C(Y) Leave in Y & AC	10
ior Y	04	Inclusive OR of C(Y) with C(AC)	10
iot	72	See In-Out Transfer Group	—
isp Y	46	Index and skip if result is positive	10
jda Y	17	Equals dac Y plus jsp Y + 1	10
jmp Y	60	Take next instruction from Y	5
jsp Y	62	Jump to Y and save Program counter in AC	5
lac Y	20	Load AC with C(Y)	10
law N	70	Load AC with the number N	5
law —N	71	Load AC with the number —N	5
lio Y	22	Load IO with C(Y)	10
mus Y	54	Multiply step	10
opr	76	See Operate Group	5
sad Y	50	Skip next instruction if C(AC) differs from C(Y).	10
sas Y	52	Skip next instruction if C(AC) is same as C(Y).	10
shift	66	See Shift Group	5
skp	64	See Skip Group	5
sub Y	42	Subtract C(Y) from C(AC)	10
xct Y	10	Perform instruction in Y	5+
xor Y	06	Exclusive OR of C(AC) with C(Y)	10

OPERATE GROUP

This is a micro program set of instructions. Thus cla + cli + clf = 764207 (5 microsec.)

Instruction	Code	Explanation
cla	760200	Clear AC
clf	760001-7	Clear selected program flag
cli	764000	Clear IO
cma	761000	Complement AC
hlt	760400	Halt
lat	762200	Load AC from test word switches
stf	760011-7	Set selected program flag

IN-OUT TRANSFER GROUP

The number of variations in this group may be greatly increased for optional or special in-out equipment.

Instruction	Code	Explanation
dpy	730007	Display one point on CRT
ppa	730005	Punch paper tape alphanumeric
ppb	730006	Punch paper tape binary
rpa	730001	Read paper tape alphanumeric
rpb	730002	Read paper tape binary
tyi	720004	Read typewriter input switches
tyo	730003	Type out

SHIFT/ROTATE GROUP

Shift is an arithmetic operation. The sign bit is left unchanged and vacated bits are filled with the sign. Rotate is a logical operation and cycles the bits (including sign) in a closed ring. The number of steps is the number of ONE's in bits 9-17 of the instruction (9 max).

Instruction	Code	Explanation
ral	661	Rotate AC left
rar	671	Rotate AC right
rcl	663	Rotate combined AC and IO left
rcr	673	Rotate combined AC and IO right
ril	662	Rotate IO left
rir	672	Rotate IO right
sal	665	Shift AC left
sar	675	Shift AC right
scl	667	Shift combined AC and IO left
scr	677	Shift combined AC and IO right
sil	666	Shift IO left
sir	676	Shift IO right

SKIP GROUP

Skip next instruction if condition is met.

Instruction	Code	Explanation
sma	640400	Skip on minus AC
spa	640200	Skip on plus AC
spi	642000	Skip on plus IO
sza	640100	Skip on ZERO (+O) AC
szf	64000f	Skip on ZERO flag (f=Flag #)
szo	641000	Skip on ZERO overflow (and clear overflow)
szs	6400S0	Skip on ZERO sense switch (S = Switch #)

digital

DIGITAL EQUIPMENT CORPORATION • MAYNARD, MASSACHUSETTS

TWinoaks 7-8822 (Area Code 911) TWX MAYN 816

WEST COAST OFFICE • 8820 SEPULVEDA BOULEVARD • LOS ANGELES 45, CALIFORNIA

ORchard 0-0690 (Area Code 213) • TWX INGL 4244

3/61